← Back to Chip Foundry Services

Glossary

29,230 technical terms and definitions

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Showing page 80 of 585 (29,230 entries)

clutrr

clutrr, evaluation

CLUTRR (Compositional Language Understanding and Text-based Relational Reasoning) is the diagnostic benchmark for inductive reasoning over kinship relations — testing whether…

cml current mode logic swing prediction machine learning

cml (current mode logic) swing prediction, cml (current mode, (current mode logic), mode logic) swing, logic) swing prediction, cml (current, (current mode, mode logic)

CML (Current Mode Logic) Swing Prediction with Machine Learning Introduction & Motivation CML (Current Mode Logic) Swing Prediction with Machine Learning addresses a central…

cmos 1963 two opposing transistors solve power problem

fairchild 1963 wanlass sah complementary pair logic, cmos transistor 1963 exactly one conducts one blocks, silicon cmos 1963 no steady path supply to ground

Why Two Opposing Transistors Solve the Power Problem 1962 Closed On: Zero Current, Not Just Zero Gate Current 1. Why a Near-Zero Gate Current Was Never the Whole Answer This step…

cmos 1963 build well host one type inside other

fairchild 1963 well doping opposite substrate deep diffusion, cmos transistor 1963 two device types one piece silicon, silicon cmos 1963 well depth must clear source drain

Build a Well: Hosting One Transistor Type Inside a Substrate Doped for the Other, Reversed Locally Rather Than Across the Whole Wafer 1. Why One Wafer Now Has to Carry Two…

cmos 1963 diffuse well to the depth devices need

fairchild 1963 lateral spread well much larger scale now, cmos transistor 1963 deep well diffusion costs chip area, silicon cmos 1963 well proximity minimum spacing rule

Diffuse the Well to the Depth Devices Actually Need: The Same Lateral-Spread Fact, a Much Bigger Number This Time 1. Why a Deep Diffusion Costs Far More Chip Area Than a Shallow…

cmos 1963 source drain both transistor types two diffusions

fairchild 1963 nmos pmos diffusion must never cross well edge, cmos transistor 1963 two separate masking sequences one wafer, silicon cmos 1963 wrong dopant crossing well boundary risk

Define Source and Drain for Both Transistor Types: Two Diffusions That Must Never Touch Each Other's Territory 1. Why This Wafer Needs Two Masking Sequences Where Every Earlier…

cmos 1963 wire pair first two transistor logic gate

fairchild 1963 complementary inverter no resistor needed, cmos transistor 1963 eliminates the resistor 1960 needed, silicon cmos 1963 metal ties drains together gates together

Wire the Pair Into This Project's First Two-Transistor Logic Gate: The Resistor 1960 Had to Size, This Gate Doesn't Need at All 1. Why This Gate Needs No Component This Project…

cmos 1963 verify near zero static current both states

fairchild 1963 subthreshold leakage sets the real floor, cmos transistor 1963 first gate level current measurement, silicon cmos 1963 measured current orders of magnitude lower

Verify Near-Zero Static Current in Both Logic States: Not Exactly Zero, But Orders of Magnitude Away From the Alternative 1. Why Step 1's Equation Finally Needs a Number Behind It…

cmos 1963 parasitic thyristor hiding inside every pair

fairchild 1963 cross coupled pnp npn regenerative feedback, cmos transistor 1963 well creates its own failure mode, silicon cmos 1963 latch low impedance shorts supply ground

Confront a Failure Mode the Well Itself Makes Possible: A Parasitic Thyristor Hiding Inside Every Complementary Pair 1. Why the Same Structure That Enables This Series Also…

cmos 1963 measure switching power delay tradeoff

fairchild 1963 dynamic power scales with switching frequency, cmos transistor 1963 static advantage not unconditional, silicon cmos 1963 crossover frequency dynamic dominates static

Measure Switching Power and the Power-Delay Trade-Off: The Power Step 6 Never Claimed to Eliminate 1. Why Near-Zero Static Power Was Never the Whole Picture This step measures…

cmos 1963 qualify against single channel mosfet

fairchild 1963 double transistor count extra well area, cmos transistor 1963 more steps for power not speed, silicon cmos 1963 area cost static power advantage trade

Qualify Against the Single-Channel MOSFET Just Completed: More Area, More Steps, a Power Advantage 1962 Could Never Offer 1. Why This Series' Own Gate Costs More to Build Before…

cmos 1963 classify release architecture digital logic standard

fairchild 1963 fixed area cost recurring power cost compound, cmos transistor 1963 gate count under power budget finally real, silicon cmos 1963 completes figure of merit 1962 could not

Classify and Release: The Architecture Digital Logic Will Standardize On 1. Why This Series' Figure of Merit Finally Delivers What 1962's Own Could Not This closing step…

cmos-bonded-array

cmos bonded array, cmos bonded to array, what is cmos bonded array

CMOS bonded to array (CBA) is Kioxia's own brand name for building 3D NAND flash by fabricating the memory-cell array and the peripheral CMOS circuits on two separate wafers, each…

CMOS dominance

complementary MOS, low static power, logic family, CMOS vs NMOS, digital logic standard

CMOS dominance refers to the way complementary metal-oxide-semiconductor technology became the overwhelmingly standard way to build digital integrated circuits, displacing…

cmos image sensor cis

photodiode process sensor, pinned photodiode formation, transfer gate pixel, deep trench isolation sensor

A CMOS image sensor converts incident photons into a per-pixel electrical signal by pairing a pinned photodiode with a transfer-gate readout chain, and every process choice…

cmos image sensor dark current drift prediction machine learning

cmos image sensor dark current drift prediction, cmos image sensor, image sensor dark, sensor dark current, dark current drift, current drift prediction, cmos image

CMOS Image Sensor Dark Current Drift Prediction with Machine Learning Introduction & Motivation CMOS Image Sensor Dark Current Drift Prediction with Machine Learning addresses…

cmos image sensor microlens alignment prediction with machine learning

cmos image sensor microlens alignment prediction machine learning, cmos image, sensor microlens alignment, cmos, cmos image sensor microlens alignment prediction

CMOS Image Sensor Microlens Alignment Prediction with Machine Learning Introduction & Motivation CMOS Image Sensor Microlens Alignment Prediction with Machine Learning addresses…

cmos image sensor

cis, 4t pixel, image sensor, rolling shutter, global shutter

CMOS image sensor is a semiconductor imager that converts photons into pixel charge and reads arrays with CMOS circuits. CMOS image sensors serve phones, scientific cameras…

cmos image sensor pixel defect prediction with machine learning

cmos image sensor pixel defect prediction machine learning, cmos image, sensor pixel defect, cmos, cmos image sensor pixel defect prediction, cmos image sensor, image sensor

CMOS Image Sensor Pixel Defect Prediction with Machine Learning Introduction & Motivation CMOS Image Sensor Pixel Defect Prediction with Machine Learning addresses a central…

CMOS image sensor research

active-pixel sensor, CMOS vs CCD, standard CMOS imaging, on-chip integration, low-power sensor

CMOS image sensor research refers to the development effort, pursued notably in the research community through the late twentieth century, to build image sensors using standard…

cmos integration schemes

process integration, gate-first gate-last, strain engineering, FinFET nanosheet GAA CFET, device architecture evolution, replacement metal gate, standard cell scaling, foundry process complexity, node transition

CMOS integration schemes are the overall architectural strategies that define how complementary NMOS and PMOS transistors actually get built together on the same substrate…

wanlass patent sah paper comparison

cmos dormancy window chart, market share curve 1963 1980, cmos invention reference diagram

Two 1963 Documents, and a Seventeen-Year Wait the patent, the paper, and the market-share curve that finally caught up to the idea The patent was a legal claim on a circuit…

find the wanlass sah 1963 paper its actual publication venue and title

cmos invention 1963 step 6 ieee paper venue solid state device research conference, wanlass sah 1963 paper venue

Find the Wanlass-Sah Paper: Venue and Actual Title 1. Where the Paper Actually Appeared The paper describing complementary symmetry MOS transistors was presented at a solid-state…

CMOS Latch-Up

prevention, design, process, guard ring, well tap

CMOS latch-up constitutes the destructive, self-sustaining low-impedance state triggered by the regenerative turn-on of parasitic bipolar junction transistors inherent to bulk…

cmos logic 1980s 74hc 74hct close the loop cmos retakes glue logic from ttl

cmos logic 1980s step 19 74hc 74hct close the loop cmos retakes glue logic from ttl, 74hc 74hct close the loop cmos retakes glue logic from ttl

The 4000-Series Proves the Concept, 74HC/74HCT Close the Loop: CMOS Retakes Glue Logic From TTL 1. Why a Decade of "Too Slow to Matter" Finally Stopped Being True Steps 1 through…

cmos logic 1980s build a well to host the opposite device type

cmos logic 1980s step 2 build a well to host the opposite device type, build a well to host the opposite device type

Build a Well: Hosting One Transistor Type Inside a Substrate Doped for the Other, Reversed Locally Rather Than Across the Whole Wafer 1. Why One Wafer Now Has to Carry Two…

cmos logic 1980s classify and release the cmos architecture standard

cmos logic 1980s step 10 classify and release the cmos architecture standard, classify and release the cmos architecture standard

Classify and Release: The Architecture Digital Logic Will Standardize On 1. Why This Series' Figure of Merit Finally Delivers What 1962's Own Could Not This closing step…

cmos logic 1980s classify what later cmos generations inherit

cmos logic 1980s step 18 classify what later cmos generations inherit, classify what later cmos generations inherit

Classify and Close: What Later CMOS Generations Keep, and What Belonged Only to 1980 1. Separate the Enduring Abstraction From This Generation's Particular Numbers Every step…

cmos logic 1980s cmos becomes the default vlsi microprocessors and lasting dominance

cmos logic 1980s step 20 cmos becomes the default vlsi microprocessors and lasting dominance, cmos becomes the default vlsi microprocessors and lasting dominance

CMOS Becomes the Default: VLSI, Microprocessors, and a Dominance That Outlasts 1980s Numbers 1. Why the Inverter's Own Transfer Curve Is the Reason Density Scaled at All Every…

cmos logic 1980s complete the cmos vs hmos power delay density comparison

cmos logic 1980s step 16 complete the cmos vs hmos power delay density comparison, complete the cmos vs hmos power delay density comparison

Pay Every Cost Back Into the Comparison That Started This Series 1. Rebuild Step 11's Comparison With Every Term This Series Has Since Added Step 11 opened this series with…